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Abstract
The objective of this project is to explore a new type of chaotic oscillator that can be
described in mathematical terms as a first order differential equation. The oscillator, an
electronic circuit, is therefore referred to as a first order chaotic oscillator. This new oscillator
builds on previous second order chaotic oscillators that generate radar waveforms. Unlike the
second order circuits, this circuit must be clocked by an external signal. Initially, the first order
system was limited to being clocked only periodically. However, it was discovered that the
system also shows chaotic behavior when clocked semi-periodically and randomly as well.
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Background
Chaos is defined as the study of the behavior of dynamical systems that are highly
sensitive to initial conditions where small perturbations or changes in the initial conditions of
these systems bring greatly varying outcomes. One of the many ways to observe chaotic
behavior is through the use of chaotic oscillators in electronic circuits. Chaotic oscillators are
best thought of as oscillators that do not repeat. Any electronic circuit must satisfy three criteria
to display chaotic behavior. The system must have:

1. One or more nonlinear elements (achieved through negative resistance).
2. One or more locally active resistors (also negative resistance).
3. Three or more energy-storage elements (capacitors and inductors).
The chaotic oscillator researched for this paper is a first order chaotic system that has the
property of being solvable using a first order differential equation. However, "exact solutions are
rare in the study of chaotic dynamics, but some examples do exist.. .The key characteristic of
these chaotic solutions is an analytic expression for the waveform that can be written as an
infinite sum of copies of a single basis function." (Corron et. al. 2013) [l].
Although this system is governed by a differential equation (D.E.), the chaos dictates that
it is unpredictable in what it will do in the long term future due to extreme sensitivity to initial
conditions. Therefore, the waveform generated is chaotic, while also being solvable. Since chaos
is a relatively new field, it is difficult to determine this particular system's exact applications.

t

However, some suggested applications include ultra-wideband (UWB) radar and ladar, spread\

spectrum communication, and remote sensing [2,3]. As this project matures, a better idea of its
applications will become more evident.

First Order Oscillator
The first order oscillator is called "first order" because it is an RC circuit, which can be
described by a first order differential equation. In contrast, an LRC circuit can be described by a
second order differential equation. The first order circuit is made up of operational amplifiers, a
comparator, and a digital latch. The circuit oscillates about a threshold voltage value, OV, which
grows exponentially. The external clock that drives the latch determines the times at which the
circuit checks if the current voltage value in the oscillation has surpassed the threshold value
(See Fig. 1). If the value is greater than or less than the threshold, the system decides when to
reverse direction. Therefore, clocking the circuit at different times causes very different
behaviors.

Comparator

-

-
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+5v

Fig. 1. First order oscillator circuit. Arrow points toward RC that sets the speed of the system.

Negative Resistance
To begin with, a description of the circuit is in order. The oscillation starts with the
negative resistor. A negative resistor is the direct opposite of a resistor. A resistor is a passive
device that attenuates a signal, whereas a negative resistor is an active device that increases the
voltage in the signal. There are many ways to create negative resistors, however, the method in
this circuit uses op-amps and resistors. In Fig. 2, an op-amp with a gain of 2 and a feedback
resistor are used. Also the two rules of op-amps are applied to create this negative resistor:
1. The op-amp will do whatever it takes to keep the potential difference between its two
inputs at OV.
2. There is no current flow into the inputs of the op-amp.

Consider the circuit:

Fig. 2. Schematic of a negative resistor using an op-amp with a gain of 2 and a feedback resistor, Rf.

:
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Using Ohm's law, the current across the resistors can be found to eventually solve for Vi.
According to the first rule of op-amps, the voltages at the inputs will be the same. Therefore, the
voltage at the inverting input is Vi. So the current calculation across the first resistor is:

The current across the second resistor is:

Since no current can flow into the input of the op-amp, (1) and (2) can be set equal, since the
same current is flowing through them. Assuming the R values are the same,

The current across the feedback resistor is:

Adding and rearranging terms provides:

v.= -RI

(5)

Therefore, this circuit creates a negative resistance and acts as a dynamic source of power. The
difference between the schematic in Fig. 1 and Fig. 2 is the second resistor is not tied to ground
but is instead supplied a voltage Vs. Using the same method above, the equation for current in the
circuit with a supplied Vs is found.

First Order Differential Equation
Now, that the negative resistance has been defined, the differential equation that
describes this circuit can be derived. Consider the simplified version of the circuit diagram in
Figure 3:

Fig. 3. Simplified circuit that derives the first order differential equation. Includes the negative resistance and

capacitor stages.

The current across the negative resistor is:

Or rearranged:

Given the equation for an ideal capacitor:

Substitute (8) for I in (9):

Rearrange to get:

This equation is a separable first order D.E. that can be solved to find voltage, V, leaving the
negative resistor:

This differential equation provides where the voltage value leaving the negative resistor will be
at time t. At t=O when the circuit is initially turned on, the voltage value of the oscillation starts
at the initial condition V(O), which is OV. As time progresses, V(t) grows exponentially (due to
1

the positive -exponent).
RC

However, once a different Vs is supplied to the negative resistor, V(t)

starts to grow exponentially in the opposite direction. This repeated process produces the
oscillation seen in Figure 4 on page 9.

Bounding the Oscillation

In order to repeat this process, two different, discrete Vsvalues need to be supplied to the
negative resistor. This is realized using a comparator and op-amps. When the voltage leaving the
negative resistor enters the comparator, the LM3 11, it compares the current voltage value of the
oscillation to ground and outputs a +5V pulse when the voltage is above OV.This digital signal
indicates when the signal is above or below the threshold value set by the comparator. It is above
threshold if the digital signal is +5V and below if OV.This signal is then fed into the digital
latch. When an external clock pulse comes in, the latch takes a snapshot of the voltage value of
the signal. It then outputs the voltage value obtained fiom the oscillation, whether it is high

(+5V)or low (OV).
The signal leaving the latch then hits an op-amp, acting like a comparator, comparing the
signal to relative ground. This rescales the waveform to go from digital +5V and OV to +I- 15V.
Then the analog +I- 15V signal goes through another op-amp that rescales and buffers again, and
is finally fed back into the negative resistor. This feedback into the negative resistor provides a
voltage that will make the negative resistor bounce away fkom and grow exponentially in the
opposite direction.
Now that the circuit has been described, it is appropriate to introduce an example.
Assume the negative resistor starts growing in voltage exponentially fiom zero to the rail at

+15V.At the next clock tick, the latch will send a signal indicating that the voltage level is above

:

the set OV threshold. Then after going through two op-amps, a voltage is lent to the negative
resistor. This supplied voltage, Vs,could be one of two discrete values. These voltages force the
negative resistor to stop growing in the direction it was headed and causes it to start growing

exponentially in the opposite direction toward the TL082 rails. This constantly generates an
exponential growth waveform in MHz that is similar in appearance to a saw tooth waveform.
To operate properly, this circuit needs to be clocked by an external signal due to
containing a latch. As a property of being a first order circuit and having a digital latch, the
circuit needs to be clocked by an external digital signal to operate properly. The RC value
pointed to in Figure 1 sets the maximum period for the clock signal to 100 ps. This suggests that
the latch can be clocked between 2 ps (optimal pulse width for latch) and 100 ps. Second order
chaotic oscillators do not allow this freedom of observing the chaos derived from clocking the
system at non-periodic times. Therefore, the chaos from this frrst order system when clocked
periodically, semi-periodically, and randomly (within the bounds of 2 ps pulses and 100 ps
delays) can now be observed.
External Clock Generation
With the parameters above, a periodic signal can be created easily using a waveform
generator. However a waveform generator cannot output semi-periodic or random signals. Thus,
LabVIEW programs were created to generate these non-periodic waveforms. Data acquisition
devices, in particular the National Instruments USB-6259, can be controlled using LabVIEW to
generate and acquire analog and digital signals. To generate a periodic signal, a C* program
was developed to generate a text document of two 1's and one-hundred 0's. This document is
then loaded into a LabVIEW program to be read. Each number in the text document corresponds

t
to a digital level to be output by the data acquisition device (DAQ devicei. Also, the timing is set
in the program to 1 MHz, meaning each number corresponds to a 1 ps duration. Therefore, two
1's corresponds to a 2 ps pulse and one-hundred 0's to a 100 ps delay. This output was put
through a loop so that the USB-6259 generates this pulse train, until the user stops the LabVIEW
8

program. Other programs were made to generate semi-periodic clock pulses as well utilizing a
random number generator in C*

to achieve a random delay time. For example, semi-periodic

clock signals used include:
1. A pulse with a 30 ps delay.

2. Another pulse with a 60 ps delay.
3. Another pulse with a 90 ps delay.

While the clock signal is fed into the digital latch, the oscillation starts to grow. When the
voltage value of the oscillation is above threshold and a clock pulse hits, the voltage value of the
oscillation instantly begins to grow in the downward direction. Then once a clock pulse hits and
the voltage value is below threshold, the voltage value instantly begins to grow in the upward
direction. The chaos in this system arises from non-repeating voltage values in the peaks and
troughs as shown in Fig. 4.

Fig. 4. Chaotic oscillation (orange) driven by a periodic, 100 ps delay (left) external clock (blue) and semi-periodic,
30-60-90 ps delays (right). Peaks and troughs occur only on clock pulses when negati& resistor bounces in other
direction. Voltage values of peaks and troughs do not repeat.
\

Once the first clock pulse hits in the above figure, the voltage value is still below
threshold and therefore does not switch states. However, once the second clock pulse hits, the

voltage value is above threshold (OV) and therefore switches states and instantly begins to grow
in the opposite direction. This process repeats continuously for the duration of the clock signal.
Although the circuit is clocked periodically, the peak voltage values do not repeat periodically.
This behavior depicts chaos in action. A more rigorous way of proving the chaos in the system is
through the use of iterated maps.
Iterated Maps
A well-established method of observing and proving chaos is the use of iterated maps. A
good explanation of iterated maps comes fiom Steven Strogatz, a leading chaos physicist at
Cornell University:
The pattern we'll find (the "iterated map") is the engine of chaos.. .we observe the system
only when it reaches a peak, that's the trigger for our mathematical strobe to flash. Does
a peak in one snapshot predict anything about the peak that follows it? To find out, we
graph one peak versus the next. As we repeat (or "iterate") this process for all the peaks
in the record, the data points hop around haphazardly (because of the chaos they
represent), but ultimately a pattern emerges. [4].

In the case of the first-order oscillator, it is also true that a pattern emerges. However, as a result
of this project, it was observed that different patterns emerge unexpectedly when the system is
clocked at non-periodic times.
The maps in Fig. 5 are generated by plotting the voltage value at the first clock pulse
against the voltage value of next clock pulse and iterating this process repeatedly. The pattern
that emerges is called a return map. As stated by Strogatz, "Maps arise.. .as simple examples of
chaos.. .maps are capable of much wilder behavior than differential eqdtions because the points
\

xnhop along their orbits rather than flow continuously." [ 5 ] .

Fig. 5. Return map generated fiom periodic (left) and semi-periodic clocking (right) on first-order system. The semiperiodic clock signal on the right is a pulse every 30-60-90 ps. X(n) is the voltage value taken on the first clock
pulse, X(n+l) is voltage value on next clock pulse.

Since this first-order system obeys a differential equation, each voltage value of the peaks
and troughs can be estimated. However, given initial conditions (I.C.) to solve the differential
equation, each I.C. will only be represented to some precision. Assume 0.000001V is put into the
equation as the initial condition. This only represents 6 digits of accuracy. It is impossible to
know the exact initial condition of the system (there would need to be an infinite number of
digits of precision to represent the exact I.C.). Since the I.C. can only be represented to some
finite precision, the amount of error in predicting where each peak will occur grows
exponentially. Strogatz says, "This means that two trajectories starting very close together will
rapidly diverge fiom each other, and thereafter have totally different futures." [ 5 ] . Therefore,
peaks and troughs can be estimated relatively accurately in the near future, but not in the long
term. This concludes the analysis of iterated maps in the first order system and leads to an
examination of clocking the system independently without a computer.

:

Autonomously Clocked System
After using LabVIEW programs to clock the first order system non-periodically, a driven
ring oscillator, a known chaotic circuit, was considered to recreate this clocking. This will create
11

a system that can generate its own clock without a computer and can drive the first order system
with this clock signal. According to Blakely et. al., "[a] ring oscillator is strictly periodic." [6].
This works using three NOT gates connected to each other with feedback as well as RC filters
in-between them for delays. The NOT gates themselves also create delays. Three NOT gates
connected creates a "frustrated" system where a convergence point cannot be found. This forces
the system to periodically oscillate. The period of the oscillation is determined by the delay of
the RC's as well as the internal delay of the NOT gates.
Achieving randomly spaced clock signals using ring oscillators requires the use of a
driven ring oscillator. "To obtain irregular oscillations, we modie the basic ring oscillator by
driving it with a periodic signal. The driving signal may be implemented either by an external
signal source, such as a function generator, or by a separate ring oscillator." [6].In this project, a
driven ring oscillator was built to clock the first order oscillator. The "driven" ring oscillator is
an XOR connected to 2 NOT gates with feedback and RC delays as depicted in Fig. 6.

Fig. 6. Driven ring oscillator circuit (left) with output waveform (right). Driven ring oscillator outputs pulses at
random times between 2 and 100 ps and clocks first-order system with this waveform.

This circuit generates a signal of randomly spaced pulses. If the resistors in this circuit
are tuned to specific values using variable resistors, a maximum period of 100 ps can be set.
Thus, the first order oscillator can be successfidly clocked at random times using a driven ring
oscillator.
Results
Driving the first-order oscillator circuit with the driven ring oscillator circuit produces the
return map in Fig. 7.

Fig. 7. Retum map generated 6om random ring oscillator clocking. A lightning bolt pattern emerges.

Again, a pattern emerges fiom the chaos in the system. The prevailing explanation as to
why this map looks different is that it represents a "more chaotic" map of a "more chaotic"
waveform due to clocking a chaotic oscillator with a chaotic external clock [7]. Furthermore, a
histogram at Fig. 8 of the data taken on the driven ring clock signal was made to show how
"random" the output is. The y-axis of the histogram indicates how many times a particular pulse

:

delay occurred. It essentially represents the likelihood of the driven ring oscillator reaching a
\

specific pulse delay. Although there are spikes in certain pulse delay times, almost all delay
times between 2 and 100 ps are hit.
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Fig. 8. (Left) Histogram of pulse delays 6om driven ring oscillator. (Right) Example of first-order oscillator output
when driven with random clock from driven ring oscillator.

Conclusion
The project proved successll in that the first-order oscillator could be chaotically
clocked without a computer using a driven ring oscillator. Since this first order D.E. can very
simply describe a new chaotic oscillator, a new way of observing chaos has been discovered.
With the completion of this project, several improvements can be made. For example, one
improvement of the current system might be to implement a non-retriggerable one shot chip into
the circuit to unwanted signals that are spaced closer than 2 ps apart. Although there are several
areas of future development, a next step in studying this new system would be to explore an idea
posed in Dr. Pethel's paper, "Paucity of Attractors in Nonlinear Systems Driven with Complex
Signals"[8]. Essentially, the idea Dr. Pethel examines focuses on controlling the initial condition
(the starting voltage of the oscillator). This offers a way to observe the reproducibility of the
chaos that emerges fiom slightly changing the initial condition.
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